Diagram of A34 processor
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

The Cortex-A34 processor has an 8-stage, in-order pipeline implementing the 64-bit Armv8-A architecture with one to four cores with automatic data cache coherency, a shared Level 2 cache, 128 bit ACE, CHI or AXI system bus interface. It has hardware virtualization support.

Explore This Technology


Projects Using This Technology


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.