Block diagram of R52 processor
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

The Cortex-R52 processor implements the ARMv8-R architecture allowing support for a hypervisor and hosting multiple operating systems. Allows up to four processing units (quad-core) / 8 logical cores in Dual Core Lock Step (DCLS) using redundant cores in lockstep for fault detection.

Explore This Technology


Projects Using This Technology


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.