![](/sites/default/files/2024-06/nanosoc_layout.png)
The first tape out of the nanoSoC Cortex M0 based SoC Reference Design. This reference design provides a simple microcontroller system appropriate to host and support the development and evaluation of research IP blocks or subsystems. It supports seamless transition from FPGA to physical silicon implementation utilising a memory-mapped experimental hardware subsystem.