GIC-500 General Interrupt Controller

Diagram of GIC 500 implementation
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

A Generic Interrupt Controller  providing registers for managing interrupt sources, interrupt behavior, and interrupt routing for up to 128 Armv8.0 A class processor cores such as the A53. It implements version 3.0 of the ARM Generic Interrupt Controller Architecture Specification. 

The GIC-500 has a 64-bit AMBA AXI4 master port to access main memory. The hypervisor or OS software is responsible for allocating memory to the GIC-500. A 32-bit AMBA AXI4 slave interface handles all message-based interrupts. The GIC-500 GIC Stream Protocol Interface uses a pair of 16-bit AMBA AXI4-Stream interfaces to send interrupts and receive notifications from a core. It also supports the generation of all cores (SPI) and core specific (PPI) interrupts through physical signals. 

Explore This Technology


Projects Using This Technology

Experts and Interested People



Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.