Hardware design

This area of 'interest' is for the hardware design ecosystem for Arm based System on Chip developments. This area is for discussion of design techniques. Specific design flow actions should be discussed in the design flow section.

Projects Using This Interest

Competition 2025
Competition: Hardware Implementation
Cover image
Neural Activity Processor
Collaborative
Active Project
Cover image
AHB Qspi architectural design
dwn @ soclabs

AHB eXcecute in Place (XiP) QSPI
Reference Design
Active Project
Cover image
Megasoc architecture
dwn @ soclabs

megasoc re-usable SoC platform
Collaborative
Case Study
Cover image
A53 simplified testbench
SoClabs

Arm Cortex-A53 processor
Competition 2024
Competition: Hardware Implementation
Cover image
Accelerated Tiny-Transformer IP

FPGA-Powered Acceleration for NLP Tasks
Competition 2024
Competition: Collaboration/Education
Cover image
IMPLEMENTATION OF FIXED TIME BASED TRAFFIC LIGTH SYSTEM USING FPGA WITH VERILOG HDL.
Reference Design
Active Project
Cover image
High bandwidth expansion subsystem block diagram
SoClabs

High Bandwidth Expansion Subsystem

Experts and Interested People

Members

 
Name
Research Area
Neuromorphic IC Design & Hardware Acceleration of Deep Learning
Role
Research Scholar

Actions

Interested in this topic? Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.