CoreLink DMA-230

Block diagram of CoreLink DMA-230
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

DMA-230 is a low gate count (3-10k gates) DMA controller that is compatible with the Advanced Microcontroller Bus Architecture (AMBA) AHB-Lite protocol using a single AHB-Lite master for transferring data using 32-bit address and data buses. It perform memory-to-memory, memory-to-peripheral and peripheral-to-memory transfers and allows slow peripherals to stall the completion of a DMA cycle.

Explore This Technology

Contribution

Projects Using This Technology

Reference Design
Active Project

DMA 350 integration with nanoSoC
Collaborative
Request of Collaboration

Lightweight DMA Infrastructure

Experts and Interested People

Members

 
Name
Research Area
Hardware Design
Role
student
 
Research Area
Low power system design
Role
Consultant

Actions

Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.