Diagram of A53 processor
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

The Cortex-A53 processor has an 8-stage, symmetric dual-issue in-order pipeline implementing the 64-bit Armv8-A architecture with one to four cores with automatic data cache coherency, the shared Level 2 cache can be up to 2MB, 128 bit ACE or CHI coherent system bus interface.

The A53 pipeline supports symmetric dual-issue of most instructions, compared to the A7 which can only handle integer instructions in the second slot.

Explore This Technology


Projects Using This Technology

Competition 2023
Competition: Hardware Implementation

BlackBear : A reconfigurable AI inference accelerator for large image applications
Competition 2023
Competition: Hardware Implementation

Real-Time Edge AI SoC: High-Speed Low Complexity Reconfigurable-Scalable Architecture for Deep Neural Networks
Known Good Die
P. N. Whatmough et al. 2019 Symposium on VLSI Circuits

16nm SoC with A53 and eFPGA for flexible acceleration

Experts and Interested People


Research Area
Multiprocessor SoC (MPSoC) design, Neural network learning algorithm design, Reliable system design, VLSI/CAD design, Smart manufacturing
Associate Professor


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.