The Cortex-M23 implements the ARMv8-M architecture with a two-stage in-order pipeline supporting Thumb-1 and subset of Thumb-2 instructions with hardware multiply and divide in a low gate count similar to M0 and aimed at energy efficient embedded applications.

The Nested Vector Interrupt Controller (NVIC) supports up to 240 interrupt inputs from peripherals with 4 priority levels supporting deterministic and fixed-latency interrupt handling.

TrustZone support for a Secure and a Non-secure state

The Memory Protection Unit supports the PMSAv8 Protected Memory System Architecture model with up to 16 regions.

The bus mechanism is AMBA 5 AHB with optional single cycle I/O.

Explore This Technology

Diagram of M23 processor
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

Projects Using This Technology


Interested in this topic? Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.