Corstone Subsystems

Corstone Subsystems combines the various system IP components for a specific processor and Arm architecture to simplify System on Chip designs. The contain reference designs that utilise the IP blocks to reduce design and verification effort.

Projects Using This Technology

Competition 2023
Competition: Hardware Implementation

Real-Time Edge AI SoC: High-Speed Low Complexity Reconfigurable-Scalable Architecture for Deep Neural Networks

learn more
Not see the kind of project you are looking for? Create a Request for Collaboration project to find potential collaborators for your idea.

Experts and Interested People

Members

 
Profile picture for user Sai Dinesh Y V
Name
Dinesh
Research Area
Neuromorphic IC Design & Hardware Acceleration of Deep Learning
Role
Research Scholar
 
Name
Yongwoo Kim
Research Area
SoC Design
Role
Lecturer
 
Profile picture for user Tarun_Gupta
Name
Tarun Gupta
Research Area
Neural Networks Acceleration
Role
Research Assistant
 
Profile picture for user Anagha Nimbekar
Name
Anagha Nimbekar
Research Area
Neuromorphic Chip Designing, VLSI architecture designing, AI/ML
Role
Research Scholar

Actions

Log-in to Add to Your Profile

Comments

Along with a brief description for each corestone subsystem on this page, we should also document the IP used in each subsystem and link it back to the relevant page in technology. 

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.