RTL Verification

Is a 'design closure' stage to ensure independent register-transfer level (RTL) description of the system is consistent.

High level languages have constructs to aid the verification process, these generate the stimuli that are used to verify the RTL design descriptions in a simulation tool.


Projects Using This Design Flow

Active Project
dflynn-University of Southampton

Arm Cortex-M0 microcontroller

Experts and Interested People


Research Area
HIgh speed design

Related Project Milestones

Project Name Target Date Completed Date Description
Battery Management System-on-chip (BMSoC) for large scale battery energy storage RTL Verification


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.