Is a 'design closure' stage to ensure independent register-transfer level (RTL) description of the system is consistent.

High level languages have constructs to aid the verification process, these generate the stimuli that are used to verify the RTL design descriptions in a simulation tool.