PL192 Vectored Interrupt Controller

Block diagram of PL192 VIC
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

The PL192 VIC moves interrupt control to the AMBA AHB bus to manage service interrupt requests throughout a SoC. Interupts are prioritised, a single Fast Interrupt Request (FIQ) source can be used for special low-latency demands, then 32 vectored IRQ interrupts can be dynamically assigned priority order or will default to 0 through 31 order, finally the PL192 VIC supports daisy chaining with lowest priority.

The PL192 VIC provides dedicated hardware control to determine the priority source of interupt and the location of the service routine to handle the request. It supports use of the VIC port on Arm processors to service the interrupt without using the AHB, reducing interrupt latency.

Explore This Technology


Projects Using This Technology


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.