The Cortex-R5 processor implements the ARMv7-R architecture. Allows up to two processing units (dual-core) with either Dual Core Lock Step (DCLS) using one core redundantly in lockstep for fault detection or the cores each executing their own program with independent bus interfaces (Asymetric).

Explore This Technology

Projects Using This Technology


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.