Diagram of M3 processor
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

The Cortex-M3 implements the ARMv7-M architecture supporting Thumb-1 and Thumb-2 instructions with a 3-stage in-order pipeline, with hardware Divide and Multiply, and an additional nonprivileged mode (User Thread). It supports Bit-banding in the lowest 1MB of the SRAM and Peripheral memory allowing individual bits to be toggled without performing a read-modify-write.

The Nested Vector Interrupt Controller (NVIC) supports up to 240 interrupt inputs from peripherals with programmable priority levels from 8 to 256 levels. 

The bus mechanism implements the 3x AHB-lite protocol interfaces. 

Optional Instruction (Embedded Trace Macrocell), Data Trace (DWT), and Instrumentation Trace (ITM), JTAG and Serial Wire Debug ports. Up to 8 breakpoints and 4 watchpoints.


Explore This Technology


Projects Using This Technology

Competition 2024
Competition: Hardware Implementation

Battery Management System-on-chip (BMSoC) for large scale battery energy storage
Competition 2023
Competition: Hardware Implementation

A 28nm Motion-Control SoC with ARM Cortex-M3 MCU for Autonomous Mobile Robots
Known Good Die
University of Michigan

SoC with M3 core in 3D stack solar powered sensor

Experts and Interested People


Research Area
Digital Circuits and Architectures
Graduate Student Researcher
Research Area
Graduate Student
Research Area
Hardware Design


Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.