A Generic Interrupt Controller providing registers for managing interrupts for up to eight Armv7 A class processor cores such as the A7. An AMBA AXI4 slave interface handles message-based interrupts.  It supports the generation of all cores (SPI) and core specific (PPI) interrupts through physical signals.  It generates signals to the wakeup controller and to the processors to indicate that there are valid pending interrupts.