Post Silicon
Following the SoC submission to manufacture (tape out) there are an ongoing set of activities in preparation for the return of the fabricated devices. These can include preparation of additional verification assets, the integration of the ASIC into a broader system such a test board or application board, the development of systems software or demonstration applications.
Projects Using This Design Flow
Reference Design
Active Project
Add new comment
To post a comment on this article, please log in to your account. New users can create an account.