Academic Institution

People

Research Area
Electrical Engineering
Role
Research Assistant

Known Good Dies

Copyright 2025 IEEE - All rights reserved

Aspen: Unified Accelerator for Extended Reality

An SoC for Extended Reality (XR) applications utilising an M3 CPU core with a mixed-precision posit-based DNN accelerator and 4 megabytes of SRAM partitioned into eight 512 KB banks, connected through a 128-bit-wide interconnect. The custom accelerator uses a mixed-precision quantization scheme a…

Stanford University

Country
United States of America (the)
Members 1
Projects 1
Articles 0
Contributor since: Sun, 06/29/2025 - 12:56

Actions

Projects

Competition 2025
Competition: Hardware Implementation
Aspen annotated die photo

Aspen: A 630 FPS Real-Time Posit-Based Unified Accelerator for Extended Reality Perception Workloads

Aspen is a unified accelerator for deep neural network (DNN)-based extended reality perception workloads. Aspen proposes a mixed-precision quantization scheme using the posit datatype to reduce memory usage while maintaining accuracy, a DNN accelerator for mixed-precision posit datatypes, and efficient data prefetching and data layout to minimize data reorganization. The Aspen system-on-chip has an Arm Cortex-M3 CPU, a mixed-precision posit-based DNN accelerator, and 4 megabytes of SRAM partitioned into eight 512 KB banks, connected through a 128-bit-wide interconnect.