Placeholder
Member for
3 years
Research Area
Computer Architecture
Role
Undergraduate
SoC Labs Roles
Registered User

Projects

Title Updated date Comment count
Enhancing HLS4ML: Accelerating DNNs on FPGA and ASIC for Scientific Computing 1 year 8 months ago 4

Articles

Interests

Design Flow

Technology

Authored Comments

User statistics

My contributions
2
My comments
0
Overall contributor
#59

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.