other
This section on design flows used to contain example flows with information on specific flow/tool implementations. This is being integrated into the main flows in sections like this:
This area is no long maintained and will disappear as we merge material back into the main areas of design flows.
An early ‘example flow’ was developed to describe the Xilinx(R) PYNQ(R) platform to allow early hardware/software co-design prior to moving to a full ASIC design flow. This area should develop as the community adds additional example flows that allow us to share and discuss how these flow deliver the requirement of the general design flow steps.
Projects Using This Design Flow
Experts and Interested People
Members
Name
Research Area
Artificial Intelligence Accelerator, Wireless Communication, IoT, Security
Role
Chairman
Comments
The end of example flows
We are going to simplify the design flow section by moving the example flows material into the main flows using drop down expansions for tool and reference design specific material within each generic flow.
Eventually this will be deleted.
This section should slowly…
This section should slowly be populated by SoC Labs design flows
A new example flow has been…
A new example flow has been published to support the SoC Design Contest for 2023.
Add new comment
To post a comment on this article, please log in to your account. New users can create an account.