Projects

Title	Updated date	Comment count
High Capacity Memory Subsystem Development	1 month ago	36

Articles

Interests

Design Flow

Technology

Authored Comments

Subject	Comment	Link to Comment
Request to join the group	Hi Team, Can you please add me the group. I have experience in verification using UVM and im learning to use cocotb,pyuvm. Thanks	view
Request to join	Hi Folks, Can anyone add me to the group. I have experience in functional verification	view
Verification	Hi John, I haven’t gone through all the comments, will check them. Currently I have experience in IP level verification and this Subsystem verification will be a new learning to me. I would like to take part in verification side. I will go through project description in detail and will try to come with draft version of verification plan. Let me know is there any doc or link related to the project.	view
Hi John, Thanks for the…	Hi John, Thanks for the heads up..I have joined the slack.. Will start to use slack for interaction. Jayaraman	view

User statistics

My contributions

My comments

Overall contributor

#38

Comments

Request to join the group

Hi Team,

Can you please add me the group. I have experience in verification using UVM and im learning to use cocotb,pyuvm.

Thanks

Verification

Hi,

I don't know if you saw my comment on the establishment of the verification infrastructure for this project. We don't have a lead for that aspect currently. Is this a role you might be interested in?

Verification

Hi John,

I haven’t gone through all the comments, will check them.

Currently I have experience in IP level verification and this Subsystem verification will be a new learning to me.
I would like to take part in verification side. I will go through project description in detail and will try to come with draft version of verification plan.

Let me know is there any doc or link related to the project.

Slack

Hi,

I have sent you a link to the Slack. There is a channel specifically for verification but it is not active.

https://soclabsddrcon-hfc3701.slack.com/archives/C07RL30CLSY

Perhaps you could lead this channel and others can add to this as you flesh out the verification plan? There is a comment in the channel around establishing the FPGA test environment. You might want to look at this Continuous Integration and Deployment for verification | SoC Labs for an introduction to how we are looking to deploy a virtual FPGA environment for ongoing verification.

We are holding regular Teams calls on a Friday and one of these we would like to dedicate to verification discussions at some point. Hopefully these steps will help you engage with the project and collaborate with the rest of the team.

John.

Hi John, Thanks for the…

Hi John, Thanks for the heads up..I have joined the slack..

Will start to use slack for interaction.

Jayaraman

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.