Placeholder
Member for
11 months 2 weeks
Name
Justin Das
Points
10
SoC Labs Roles
Registered User

Projects

Title Updated date Comment count
High Capacity Memory Subsystem Development 11 months ago 36

Articles

Interests

Hardware design

Hardware design

Design Flow

Architectural Design

Architectural Design

Technology

System Controllers

System Controllers

Authored Comments

Subject Comment Link to Comment
Newly Joined to the Project - Justin Das

 

Name: Justin Das

Area of Interest: RTL Design(Verilog, System Verilog), IP and SoC Design.
Please help me with the steps to ramp up this project.

 view

User statistics

My contributions
:
1
My comments
:
1
Overall contributor
:
#88

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.