Member for
6 months 4 weeks
Research Area
Deep neural networks hardware accelerators
Role
PhD Student
SoC Labs Roles
Registered User

Projects

Articles

Authored Comments

User statistics

My contributions
:
0
My comments
:
0

Comments

The test board bring up for the arm m0 processor soc reference design nanosoc with custom accelerators has beep progressing. A nice image of it here.

It would be great to hear about your accelerator plans and of these fit within the envelope of one of the reference designs. I know you have your own DIGINEURON design but perhaps it would be useful to exchange experiences in taping out custom accelerators?

Look forward to hearing from you.

John.

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.