Member for
8 months 1 week
Research Area
Deep neural networks hardware accelerators
Role
PhD Student
SoC Labs Roles
Registered User
Projects
Articles
Interests
Design Flow
Technology
Authored Comments
User statistics
My contributions
:
0
My comments
:
0
Comments
nanoSoC ASIC bring up with test board
The test board bring up for the arm m0 processor soc reference design nanosoc with custom accelerators has beep progressing. A nice image of it here.
It would be great to hear about your accelerator plans and of these fit within the envelope of one of the reference designs. I know you have your own DIGINEURON design but perhaps it would be useful to exchange experiences in taping out custom accelerators?
Look forward to hearing from you.
John.
Creating a Known Good Die for DIGINEURON
It would be great to create a 'known good die' for DIGINEURON. It is simple to do, just select it from the My Contributions navigation. Perhaps you can add a link to your paper https://ieeexplore.ieee.org/document/10182079 and link to the Technology used such as M0 cortex processor. You can see examples on the home page, this is where it will appear.
Add new comment
To post a comment on this article, please log in to your account. New users can create an account.