Member for
20 hours
Name
Research Area
Design and Verification of a Low-Power Fixed-Point Compressed Sensing Accelerator for ECG Signal
Role
Msc. Microelectronics Systems Design Student
Points
10
SoC Labs Roles
Registered User
Projects
Articles
Interests
Design Flow
Technology
Authored Comments
User statistics
My contributions
:
0
My comments
:
1
Comments
Welcome to SoC Labs
Hi Amrit,
Welcome to SoC Labs! Great to see your account set up, and thanks for the detailed overview of SPARSEBEAT. It sounds like a strong project, and your workflow across Python modelling, SystemVerilog RTL, and formal verification shows a strong grasp of the full design and verification flow.
I would also encourage exploring the Ethernet-based off-chip communications subsystem in nanoSoC V3, as John suggested. Comparing its energy use against your compression accelerator should give a good system-level view of your work's impact.
Looking forward to collaborating on this project with you.
Malik.
Welcome to SoC Labs
It was great to meet you yesterday and here about your MSc project in designing a Low-Power Fixed-Point Compressed Sensing Accelerator for ECG Signals and also your interest in formal verification. It seems you have selected some good design flow stages as interests. With V3 of nanoSoC there is a new subsystem for ethernet based off chip comms and that might be an interesting subsystem to use alongside your own custom compression accelerator. Understanding the energy use of each subsystem should help you understand the benefit of your compression scheme within the broader SoC energy costs.
Look forward to collaborating on this project with you.
John.
Hi John,Thank you for the…
Hi John,
Thank you for the warm welcome. I really enjoyed our discussion yesterday, and I am very excited about the prospect of collaborating on this project.
I look forward to working with you.
Best regards,
Amrit Singh Ittan
Add new comment
To post a comment on this article, please log in to your account. New users can create an account.