Member for
5 years 1 month
Role
Community lead
Points
6012
SoC Labs Roles
Contributor, Moderator, Arm API access, Role Editor

Projects

Articles

Interests

Design Flow

Technology

Authored Comments

Subject Comment Link to Comment
Add some details to your milestones

Hi,

Now that you have added the milestones you need to add content about what you are going to do for this milestone. If you read the page in the design flow section for the milestone it will help you know what actions are needed.  Also look at other projects for inspiration such as the project on sensing by Sydney.

You should set a Target Date by which you expect to complete the tasks. This is only an estimate and you will learn how to estimate how long things will take as you work through your project. It is a good engineering discipline to develop a cycle of estimating tasks and comparing how you did, just like athletes compare their times.  

update a milestone dialog

 

For the milestone Architectural Design there are some tasks in the main page and also a sequence of sub-tasks, each of these is a milestone. Of course you don't have to stick to the design flow milestones and can add your own free text milestones if you find these more helpful.

In the Introduction it mentions the three reference designs and looking at the project scope using ECG data then it would seem the choice of the nanoSoC can be made and you simply add that as the text in the milestone. The team should be able to help you with any questions on other topics such as under separation of concerns, where you look to be developing your IP block by 'defining unique sub-system'.

As you can see with the discussion above, you already have a lot to add to your initial milestone.

John. 

view
Adding detail to your milestones

Hi,

It is quite some time since you added the initial getting started milestone to your project.  You need to add content about what you are going to do for the milestones. If you read the page in the design flow section for the milestone it will help you know what actions are needed.  Also look at other projects for inspiration such as the project on sensing by Sydney.

You should set a Target Date by which you expect to complete the tasks. This is only an estimate and you will learn how to estimate how long things will take as you work through your project. It is a good engineering discipline to develop a cycle of estimating tasks and comparing how you did, just like athletes compare their times.  

Image removed.

 

For the milestone Architectural Design there are some tasks in the main page and also a sequence of sub-tasks, each of these is a milestone. Of course you don't have to stick to the design flow milestones and can add your own free text milestones if you find these more helpful. You have outlined a collection of project milestones in the project above so please can you add these as you start them.

In the Introduction to Architectural Design it mentions the three reference designs and looking at the project scope we seem to have made the choice of the nanoSoC, you simply add that as the text in the milestone. The team should be able to help you with any questions on other topics such as under separation of concerns, where you look to be developing your IP block by 'defining unique sub-system'.

As you can see with the discussion above, you already have a lot to add to your initial milestone as text.

The getting started milestone has some things you need to set up such as version control, eg. Git repo. Again the Sydney project example is a good one to help you start to develop a disciplined Project Management approach that will help you make better progress with your project.

John. 

 

John. 

view
Status of the ARU development environment to complete tape out

Hi,

It was goo to hear yesterday that you now have your Synopsys flow in place with your new development server operational and all the licenses via Europractice established. Hopefully we are close to overcoming the issue we have being trying to debug in terms of the variance between the Gate Level Simulations and the golden RTL model verification. 

Can you lay out the final stages to get to tape out so we can complete the necessary milestones and finally get this project to tape out.

John.

view
Welcome to SoC Labs

Hi,

Welcome to SoC Labs. Looking forward to how we can help with your project.

John.

view

User statistics

My contributions
:
1151
My comments
:
544
Overall contributor
:
#1

Comments

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.