Placeholder
Member for
3 days 19 hours
Name
Shiva Sangati
Role
Research Hardware Engineer
Points
60
SoC Labs Roles
Registered User

Projects

Title Updated date Comment count
SDIO Controller Verification 5 minutes 44 seconds ago 0

Articles

Interests

Design Flow

Technology

Authored Comments

User statistics

My contributions
:
2
My comments
:
0
Overall contributor
:
#68
2026 contributor
:
#2
May 2026 contributor
:
#2

Comments

Hi,

Could you add a sub-project to megaSoC for the SD card files system implementation? You can take Daniel's example PCK600 Integration in megaSoC as a model. 

You might want to make the same statement that Daniel made, but this will depend on the Milestones you have planned:

The project will explore from Architectural Design to power aware behavioral simulations. The rest of the design flow (logical simulation to ASIC implementation) will be covered in the main megaSoC project

John.

One of the things Daniel mentioned yesterday was the use of an FPGA for verification. He mentioned that the plan was to use an FPGA with an A53 core in the hard PS side of the FPGA to act as a surrogate for the megaSoC compute system. This seems like something that we should write up as part of the project. 

This should be part of the write up of the Milestone for the design flow step  Verification Methodology

John.

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.