Corstone 101 for m3

Example Corstone 101 block diagram
Copyright © 1995-2021 Arm Limited (or its affiliates). All rights reserved.

Corstone-101 combines various system IP components for Cortex M3 based System on Chip designs and a subsystem (SSE-050) integrating the processor, memory, debug, security, and power control. It also contains the Cortex-M System Design Kit for SoC designs using the M0, M0+, M3 and m4 processors. It has a selection of AMBA AHB and APB infrastructure components and  embedded Flash controllers.



The GFC-100 Generic Flash Controller provides the generic system side function that allows a SoC to access eFlash memory. It must be integrated via the Generic Flash Bus (GFB) with Foundry IP specific components to handle specific interfaces, timings, and protocols of a foundries memory offering. It supports an APB master interface. Communication between the system and eFlash memory is through the Generic Flash Bus.

Explore This Technology



Log-in to Add to Your Profile

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.